


(Lecture) Latch  
7.8

It is simplest Sequential Circuit.

By Nor Gate-

Diagram of Latch using  
Nor-gate



Characteristic Table-


S	R	Q	Q'
1	0	1	0
0	0	1	0
0	1	0	1
0	0	1	0
1	1	0	0

Combinations:-

- i)  $0,0$  Combination is called Memory
- ii)  $1,0$  Combination is called Set
- iii)  $0,1$  Combination is called Reset
- iv)  $1,1$  Combination is called Invalid

By Nand Gate-


Diagram-



Characteristic Table

S	R	Q	Q'	
0	0	Invalid		
0	1	1	0	→ Set
1	0	0	1	→ Reset
1	1	Memory		

## Clock Latch / S-R Flip Flop




### Characteristics Table

clk	S	R	Q	Q'
0	x	x	memory	
1	0	0	"	
1	0	1	0	1
1	1	0	1	0

### D-Flip Flop :-


D	Q
0	0
1	1

### Block Diagram :-



• It is used in development of registers.

Clock Label with Modification-



Characteristic Table


clk	J	K	Q <sub>old</sub>	Q'
0	x	x	memory	
1	0	0	"	
1	0	1	1	0
1	1	0	0	1
1	1	1	Q <sub>old</sub>	

↓  
 toggling will produce in this stage

It is called Toggling Condition.


mysoftbooks.ml

Toggling Flip-flop



- It only takes the data of one bit Q.
- Q' is only the inverse of Q.

## Master - Slave Flip-Flop



## Edge-Triggered Flip-Flop

- Clock has low and high levels.
- If we are going from low to high then it is positive edge or vice-versa.

mysoftbooks.ml

- Circuits triggered on positive edge are called positive edge flip-flop.
- Circuits triggered on negative edge are called negative edge flip-flop.